

FIG. 4




FIG. 5






FIG. 7	42	143	
		1-Word	2-Word
Address Mode	Description	1-4401G	
register	['] Pn	:yes	no
register indirec	r [•] Bn	∶yes	no .
base displaceme		yes	yes
PC relative	*(PC+K)	yes	yes
absolute	* K	no	yes
immediate	K	some	some i

Instr	Description	Available Address Modes
add and bc bic bis bix bra inp ior jsr ld mov outp rol st sub thrd xor	2's complement add bitwise and conditional branch bit clear bit set bit change unconditional branch read input port bitwise inclusive or jump to subroutine load from RAM move immediate write output port bitwise rotate left store to RAM 2's complement subtract get thread number bitwise exclusive or	register, immediate register, immediate PC relative immediate immediate immediate PC relative immediate PC relative immediate register, immediate register indirect, absolute base displacement, absolute immediate immediate register, immediate register, immediate register, immediate base displacement, absolute register register register register, immediate
/		

146

ļai

23 jsr

10, 10

```
FIG. 9
                    // Initialize Constants
                    SCUptr 0x04
                                               // SCU pointer register
                    SCUpc 0x00
                                               // SCU program counter register
150 .
                   SCUreg 0x00
                                               // SCU thread register register
                   SCUsr 0x03
                                               // SCU stop/run register
          Word
         Address
151-
                0 // System powers up in SIMD mode with all threads using common code
                0
                  InitializeThreads:
                                              # ALL THREADS RUNNING
152 -
                1
                1 thrd
                           r O
                                              // differentiate threads
                2 mov
                           r2. 0x00
                                              // initialize register R2 to zero
                3 InitMemory:
                                              # write zeros to memory, SIMD Mode
154
                3
                3 st
                           r2, r0, 0x00
                                              // 8-way parallel store to memory
                           r0, r0, 0x08
                4 add
                                              // move threads to next 8 memory locations
                                              // Check if 16k words initialized by testing bit 14 of word
                5 blc
                           10, 10, 0x0E
                6 bc
                           0x9, initmemory
                                              # if v bit=0, branch back
                7 StopThreads:
                                              // stop threads 1 to 7
156
                7 mgy
                           r7, OXFE
                                              // set up mask to only select thread 0
                8 outp
                          r7, SCUst
                                              // set SCU stop vector for only thread 0 running
                9 InitForMIMD:
                                              // ONLY THREAD ZERO RUNNING
158 -
                                              # select SCU pointer value for thread 7 & its register R0
                9 mov
                          r5, 0x38
                                              // set pointer to start of MIMD branch table
               10 mov
                           r6, 23
                           r7, 0x800
                                              # branch location for thread 7
               12 mov
                                              // point thread to its branch location
                           ro, 0x100
               14 mov
                                              // restart threads in MIMD operating mode
               15 SetMIMD:
160
               15
                                              // select thread to change SCU pointer register
                           r5, SCUptr
               15 outp
                                              // initialize program counters by SCU PC register
                           r6, SCUpc
               16 outp
                                              If initialize R0 of selected thread to MIMD branch location
                           r7, SCUreg
               17 outp
                                               // pointer to next branch address
                           r7, r7, 0x100
               18 sub
                                               If shift to next thread value
                           r5, r5, 0x08
                19 sub
                                               # loop until program counters of thread 7 to 1 initialized
               20 bc
                           OXOA, SeIMIMD
                                               # set up SCU mask to select all threads
                           r4, 0x00
                21 mov
                                               # set SCU stop vector to run all threads
                           r4, SCUsr
                22 outp
162
                                               If each thread branches to individual independent programs
                23 MIMDStart
                23
```

If jump to different program for each thread, start MIMD